
xsave/xrstor manages the existing and future processor extended states in x86 architecutre.
谁翻译一下。。。
hanzify 发表于 2008-9-8 16:41
The xsave/xrstor infrastructure is mainly for extensibility with respect to the "processor extened
states" since more extended states are coming
With the patch, XSAVE-aware HVM guest can make use of the coming extended features.
And Intel SDM 3A: chatper 12 ( SYSTEM PROGRAMMING FOR INSTRUCTION SET EXTENSIONS AND PROCESSOR EXTENDED
STATES) supplies a generic description.
BTW, some CPU, such as Intel Core 2 Duo Processor E8500, E8400, have had the support of the XSAVE/XRSTOR instructions.
For now, the xsave_area is at least 512 + 64 (the xsave header) = 576 bytes in length, though the first 512
bytes are completely compatible with the legacy 512-byte arch.guest_context.fpu_ctxt; actually we
also have to save the per-vcpu 64-bit "xfeature_mask", and the gloabal variables
"xsave_cntxt_max_size, xfeature_low, xfeature_high" (imagine different CPU has different XSAVE
capability). So I think we have to extend the current save/restore format.
| 欢迎光临 POPPUR爱换 (https://we.poppur.com/) | Powered by Discuz! X3.4 |