[quote="AnandTech"]With Nehalem Intel could conceivably go to an architecture with smaller L2 caches per core and a large L3 cache to feed all four cores on the same die. High end Nehalem cores will also sport an on-die memory controller, reducing the need for a ridiculously large L2 cache,[/quote]:( :(