|
The (G)MCH System Memory Controller directly supports one or two channels of
memory (each channel consisting of 64 data lines)
⎯ The memory channels are asymmetric: "Flex Memory" channels are assigned addresses serially. Channel B addresses are assigned after all Channel A addresses
⎯ The memory channels are interleaved: Addresses are bounced between the channels after each cache line (64-B boundary)
|
|