|
对症抓药 填张表先
1 M8 R3 X# P3 N+ y2 o! P: y8 |4 G, H- N, M4 l
*************************************************
6 a% D% G; l, w; x; ^' rRobust Graphics Booster [XXXXX]
% s7 a1 w2 ^* p6 J1 RCPU Clock Ratio[XXXXX]
/ A8 \2 _/ q' C, e) M- E& qFine CPU Clock Ratio [XXXXX]
4 Y5 e$ ?+ U* @! j9 ?& E5 x6 o
0 y/ c- F% b2 I+ u% b1 z8 k**********Clock Chip Control************************** _' b' V2 C6 O5 e. I
: ]" W' b6 p u7 V% r* t9 V! O
CPU Host Clock Control [XXXXX]
$ B) i3 o) w. lCPU Host Frequency (Mhz) [XXXXX]
3 m2 n/ R* [1 R0 `" [1 j- {PCI Express Frequency (Mhz) [XXXXX]
9 E! R V) F! w$ e0 [C.I.A 2 + E' Z4 t" F. [5 e3 r# i
7 h5 l0 j; [6 b, {' Q8 h9 t
*********Advanced Clock Control**********************
, F4 X% c; _" A& e! b, D9 e. h U1 a, [! J" J
CPU Clock Drive [XXXXX]& ?9 I: t: w1 K( X
PCI Express Clock Drive [XXXXX]
5 `- u3 }& ~6 BCPU Clock Skew [XXXXX]
) H1 ^4 |5 v9 m# G' ~" v# i/ y/ ]: UMCH Clock Skew [XXXXX]
( w% v9 b8 }4 `* o# K; x/ }# ]3 c, |/ i' ~+ Q
**********DRAM Performance Control***********
& F; X' K0 X) e+ p! e$ W' U1 o2 u9 k% e0 x* E7 A
Performance Enhance [XXXXX]6 w( R# s/ E1 Z( F3 z% _5 @
Extreme Memory Profile (XMP) [XXXXX]
1 V( o6 G; z1 H7 g& Q(G) MCH Frequency Latch [XXXXX]4 _% d2 c" p |; H
System Memory Multipler [XXXXX] N* ^" Y' n. O* ^( a
Memory Frequency [XXXXX]
. c" x2 P; ]$ {$ kDRAM Timing Selectable [XXXXX]
& A+ b( ], Q% Q9 Q4 r& w3 |0 v2 O
6 N2 B) _0 x: u, pCAS Latency Time [XXXXX]
1 l2 |# }* x7 V$ J' ctRCD [XXXXX]
9 i) r. l# F1 f2 t' c' BtRP [XXXXX]
1 Y8 c3 ~5 T, n% u3 W6 RtRAS [XXXXX]8 Y3 j/ j! y4 ], B* K+ m6 `
7 ]. p7 j4 @& y' I
*******Advanced Timing Control***********
+ y; ]- e3 E+ u% D! w+ w
$ Z7 n1 F& v& |4 J. ~* etRRD [XXXXX]
- M+ ~$ u( a3 g9 K) ?tWTR [XXXXX]
5 Q7 U! s6 U+ ~4 j" H# x+ r$ s/ EtWR [XXXXX]
8 ?, O6 i9 ^( `. L7 LtRFC [XXXXX]
' s: I, V: \+ ytRTP [XXXXX]6 c# A% x& v7 g9 H
Command Rate (cmd) [XXXXX]
1 @4 v. B1 |, O0 ?+ t
: V" M* r* E# z/ z: t
$ H, {) H' @( j9 k0 V W( e! C***********Motherboard Voltage Control*******( X' d: V. c7 N+ @
- n; f' d+ ?3 H! JLoad-Line Calibration [XXXXX]
3 T( r$ b- {( w' {; W" g, `CPU Vcore [XXXXX]6 ^: |; X& p7 t0 S' c, T& r
CPU Termination [XXXXX]$ n7 `8 a X' F% W; } R" _
CPU PLL [XXXXX]
2 g: K z. m% g5 D) V* d: CCPU Reference [XXXXX]
8 i7 B) q& x9 J, r) W6 p$ L ` j5 R. @$ @
MCH Core [XXXXX]7 u! _) q2 ?- B! X
MCH Reference [XXXXX]1 b, J! \- W& e8 _( q4 p2 ^1 g& l
MCH/DRAM Refernce [XXXXX]
: G9 \4 o7 b i* ~$ ~, J" |" g" QICH I/O [XXXXX]
2 |. V! \3 O0 L4 H- ~4 YICH Core [XXXXX]6 n7 F0 Q/ D" {2 g. t: H, [
4 u" w% d" r: s( k \; e* D# z
DRAM Voltage [XXXXX]6 T7 I' s# _2 i; C6 I. h
DRAM Termination [XXXXX]( q3 b% |& P# X
Channel A Ref [XXXXX]/ I; r5 h7 V! J, t9 [+ P' p5 w# d1 ^1 P
Channel B Ref [XXXXX]
3 n% _: I3 f A4 x
7 {( U, N: ?9 m4 e*****************Advanced BIOS Features*********
8 B* |: Y$ X3 W: {5 s5 F& j
5 @! {$ Y( u+ T `4 v2 @CPU Multithreading [XXXXX]: U+ z' s. e- f5 }; X7 t y0 @7 L
Limit CPUID Max to 3 [XXXXX]4 K0 i+ ^, U1 u8 C! _% @" j, N
No-Execute memory Protect [XXXXX], [ P( C# A) S' V. R
CPU Enhance Halt (CIE) [XXXXX]1 E1 I( P4 ^1 E. [) Y- Z/ Y
C2/C2E State Support [XXXXX]
$ q' E3 v# T$ a# aC4/C4E State Support [XXXXX]
/ w4 Y" b2 L) JCPU Thermal Monitor [XXXXX]
f& v- Y; S! r6 K* \( O3 b SCPU EIST Function [XXXXX]
& Y+ B7 J2 A% x! sVirtualization Technology [XXXXX] |
|