POPPUR爱换

 找回密码
 注册

QQ登录

只需一步,快速开始

手机号码,快捷登录

搜索
查看: 16477|回复: 99
打印 上一主题 下一主题

AMD发布K8L微架构部分细节 添加90nm K8 die shot比较图 四内核面积只比Core2 Duo大7%

[复制链接]
跳转到指定楼层
1#
发表于 2006-5-17 09:15 | 只看该作者 回帖奖励 |正序浏览 |阅读模式
Advanced Micro Devices will come out with a new chip architecture next year, and it's not messing with the basic formula that has helped it take market share away from Intel.

The new chip architecture--currently dubbed the Next Generation Processor Technology--enhances the design underlying the current Opteron, Turion and Athlon 64 chips. Performance will increase and AMD will keep a lid on power consumption, but the company has veered away from making radical conceptual changes in the overall blueprint. Processors built under the new design will come out in 2007.


"Rather than focus on coming out with a new core every other year, we're focusing on the big picture" of overall system performance, said Chuck Moore, a senior fellow at AMD.

Intel, by contrast, is overhauling the basic architecture of its chips in the second half of 2006 and will follow with more incremental design changes in subsequent years. The company asserts that processors based on the architecture--Merom, Conroe and Woodcrest, will substantially outdo contemporary AMD chips by 20 percent and reduce power consumption.

While Moore didn't make a point-for-point comparison with Intel's future chips, he asserted that right now AMD is beating the company he called AMD's nearest competitor.

"When you compare the performance and power consumption, there is an enormous difference," he said.

Which company comes out with the superior chip architecture over the next 18 months will be one of the big issues in the PC market in 2007 and will ultimately depend on a host of factors.

Chips built under the new AMD architecture will feature a faster version of HyperTransport, an input-output technology featured on AMD chips. HyperTransport 3.0, recently approved by the standards body that governs the development of the technology, will accomplish 5.2 gigatransfers (5.2 billion transfers of data) per second, Moore said. Although it doesn't get as much attention as 64-bit processing, HyperTransport is behind much of the performance gains of AMD chips in recent years.

The new chips will also sport four processing cores. AMD's best chips currently come with two processing cores.

One of the biggest changes will come in the caches, reservoirs of memory built into the processor for rapid data access. In current AMD chips, each core has two caches and those caches are completely dedicated to their respective cores. In future chips, each core will also have two dedicated caches, but the cores will also share a third cache. With the third cache, the processor will less often have to fetch data from main memory--a time-consuming process.

Intel chips typically have larger caches. Intel, however, does not integrate a memory controller onto its chips like AMD does. This also cuts down memory latency. Whether it's better to have a larger cache and a separate memory controller or a smaller cache with an integrated memory controller is the source of an ongoing debate between the two companies.

The upcoming AMD chips will also curb power consumption by allowing the memory controller or the processor core to independently power down during idle periods, Moore said. The memory controller and processing cores currently slow down during slow periods, but only when both are relatively idle.

The integrated memory controller on the new chips will also connect to DDR2 memory and accommodate DDR3, a memory specification under construction, at the appropriate time, Moore added. Intel will match its future server chips with another memory standard, called FB-DIMM. Again, which of these is better is under debate between the two companies. AMD says that FB-DIMM produces more heat.

An Intel representative said the amount of extra energy is minimal, adding that AMD won't support FB-DIMM faster than standard DDR memory because of the integrated memory controller.

Moore outlined AMD's plans at the Spring Processor Forum in San Jose, Calif.

本帖子中包含更多资源

您需要 登录 才可以下载或查看,没有帐号?注册

x
100#
发表于 2006-10-29 19:39 | 只看该作者
K8L要性能比CONORE快一倍才yy
回复 支持 反对

使用道具 举报

99#
发表于 2006-10-25 11:14 | 只看该作者
原帖由 iCer 于 2006-10-24 17:15 发表
楼里的一些core fans 老是用 shared L2 cache 来 B4 K8L的 dedicated L2 cache.
未免"皇帝不急太监先急"了:loveliness:
dedicated cache 也是一种设计方向,shared cache 和 dedicated cache 孰优 ...


人家说分离的L2不好,AMD没急,您倒是急了……
回复 支持 反对

使用道具 举报

98#
发表于 2006-10-25 09:36 | 只看该作者
看到这个东西。我决定一年内不在升级了

用OP146 OC2.8G等到K8L上市后再换
回复 支持 反对

使用道具 举报

97#
发表于 2006-10-24 21:25 | 只看该作者
4核未必就是2核的对手啊

ultra sparcIV不就是8核都打不过人家2核么:loveliness:
回复 支持 反对

使用道具 举报

96#
发表于 2006-10-24 19:33 | 只看该作者
这标题,很值得挖坟啊:lol:
回复 支持 反对

使用道具 举报

95#
发表于 2006-10-24 17:40 | 只看该作者
原帖由 iCer 于 2006-10-24 17:15 发表
楼里的一些core fans 老是用 shared L2 cache 来 B4 K8L的 dedicated L2 cache.
未免"皇帝不急太监先急"了:loveliness:
dedicated cache 也是一种设计方向,shared cache 和 dedicated cache 孰优 ...

反正Conroe比K8好,K8L也用Shared L3。
:lol:

另外,这个标题,现在看来实在是要汗一下。:a)
回复 支持 反对

使用道具 举报

94#
发表于 2006-10-24 17:15 | 只看该作者
楼里的一些core fans 老是用 shared L2 cache 来 B4 K8L的 dedicated L2 cache.
未免"皇帝不急太监先急"了:loveliness:
dedicated cache 也是一种设计方向,shared cache 和 dedicated cache 孰优孰劣还是结合具体的产品分析比较好。待K8L vs quad-core Conroe后再评论不迟
回复 支持 反对

使用道具 举报

14327525 该用户已被删除
93#
发表于 2006-7-11 00:26 | 只看该作者
提示: 作者被禁止或删除 内容自动屏蔽
回复 支持 反对

使用道具 举报

92#
发表于 2006-7-6 01:59 | 只看该作者
107mm2……
这太扯了……晶体管应该没增加多少呀……
虽然我也找不到现在的单核是多少面积,但是512KL2的双核也才147mm2。

这65nm白用的么,还是有什么改动么?难道L2加到2M了?
回复 支持 反对

使用道具 举报

91#
发表于 2006-7-5 22:27 | 只看该作者
原帖由 单晶硅传奇 于 2006-7-5 22:22 发表
没错啊K6-2的L2也是集成在主板上的,当时的技术没那么先进CPU集成度不高,但无论集成在哪里它都是给CPU用的缓存

但是那不能算CPU自己的缓存吧?再怎么着也得在一块基板上吧?也没人说K6-2或是Pentium有L2的。
回复 支持 反对

使用道具 举报

90#
发表于 2006-7-5 22:22 | 只看该作者

回复 #89 FENG950 的帖子

没错啊K6-2的L2也是集成在主板上的,当时的技术没那么先进CPU集成度不高,但无论集成在哪里它都是给CPU用的缓存
回复 支持 反对

使用道具 举报

89#
发表于 2006-7-5 22:13 | 只看该作者
原帖由 单晶硅传奇 于 2006-7-5 22:10 发表


那还是CPU的片外缓存,不是主板缓存

K6-3有自己的片外缓存吗?不过是集成了二级缓存,又是Super7平台,自然主板的缓存就退居“L3”了,这样说那老奔腾也有L2了。
回复 支持 反对

使用道具 举报

88#
发表于 2006-7-5 22:10 | 只看该作者
原帖由 FENG950 于 2006-7-5 21:56 发表

K6-3哪里有L3了?:blink:难道主板的SRAM也能算K6-3自己的缓存?


那还是CPU的片外缓存,不是主板缓存
回复 支持 反对

使用道具 举报

87#
发表于 2006-7-5 21:56 | 只看该作者
原帖由 单晶硅传奇 于 2006-7-5 21:54 发表


完全不像,K6-3是不惜成本的缓存的架构,K8L是极其精简成本的缓存架构,两者正好相反,虽然都有L3

K6-3哪里有L3了?:blink:难道主板的SRAM也能算K6-3自己的缓存?
回复 支持 反对

使用道具 举报

86#
发表于 2006-7-5 21:54 | 只看该作者
原帖由 maomaobear 于 2006-7-5 21:38 发表
k8l=k6-3

amd翻身还要看k9或者k10


完全不像,K6-3是不惜成本的缓存的架构,K8L是极其精简成本的缓存架构,两者正好相反,虽然都有L3
回复 支持 反对

使用道具 举报

85#
发表于 2006-7-5 21:38 | 只看该作者
k8l=k6-3

amd翻身还要看k9或者k10
回复 支持 反对

使用道具 举报

84#
发表于 2006-7-5 21:01 | 只看该作者
原帖由 Edison 于 2006-5-17 11:43 发表


it is not a dream。

K8L牺牲cache容量换取更多的core以及内存传输通道,设计出发点和Intel那种凭庞大产能是很不一样的。



恩,完全同意
回复 支持 反对

使用道具 举报

83#
发表于 2006-7-5 16:26 | 只看该作者
原帖由 potomac 于 2006-7-5 16:20 发表
K8L什么时候推出都是问题哦。)_)

AMD的CEO已经明确表示2008推出下一代构架。

AMD公布K8L是明年会推出。

2008年那个新架构应该不是K8L了, K8架构惨遭抛弃。
K8L真短命。
回复 支持 反对

使用道具 举报

potomac 该用户已被删除
82#
发表于 2006-7-5 16:20 | 只看该作者
提示: 作者被禁止或删除 内容自动屏蔽
回复 支持 反对

使用道具 举报

您需要登录后才可以回帖 登录 | 注册

本版积分规则

广告投放或合作|网站地图|处罚通告|

GMT+8, 2025-1-23 22:37

Powered by Discuz! X3.4

© 2001-2017 POPPUR.

快速回复 返回顶部 返回列表