|
|
对症抓药 填张表先" p- J, X( \; O+ \9 m* @9 x
* i F5 A) D( j4 f0 v6 e
*************************************************% E4 X. V" h0 ^# c6 g$ {
Robust Graphics Booster [XXXXX]" x7 k9 c6 k5 {; p
CPU Clock Ratio[XXXXX]
! I1 V. ~, g5 V# T6 H; M5 SFine CPU Clock Ratio [XXXXX]( R$ Y+ T$ C* u/ J6 V
& X" X) L/ k4 o5 @9 |. P
**********Clock Chip Control*************************
2 W2 _ \/ H1 Y6 R5 K6 K
$ n9 W6 |" `( ?( P# o3 y* h8 a" a) a9 ]CPU Host Clock Control [XXXXX]
) i. D# j9 X' ~- qCPU Host Frequency (Mhz) [XXXXX]+ A1 v% C; b) E7 M
PCI Express Frequency (Mhz) [XXXXX]6 D! X! ^+ F( K' S- w: Z/ C: e
C.I.A 2 ( N: p. h& d" y$ L4 H
& s+ w: \( W+ a" i*********Advanced Clock Control**********************
7 H- ~0 W$ N9 U/ B2 b! ?- m( M
CPU Clock Drive [XXXXX]
1 V+ q3 @, ?* D) _$ KPCI Express Clock Drive [XXXXX]
0 {+ V3 k! N; N0 ^CPU Clock Skew [XXXXX]
! D8 T5 ]: |$ i+ Y0 q1 mMCH Clock Skew [XXXXX]
5 u4 y" {& V6 J8 U, n/ v* t% i" F8 s* Y
**********DRAM Performance Control***********
3 [7 \$ g: ]/ ^5 a2 [7 m1 X2 q6 g6 a8 {* g
Performance Enhance [XXXXX]
# \9 q% k/ W' }/ j& j O1 kExtreme Memory Profile (XMP) [XXXXX]" E1 ]- z2 z# ?' Q% S |7 e& y
(G) MCH Frequency Latch [XXXXX]5 o8 X2 D8 l) Y
System Memory Multipler [XXXXX]+ @0 J- D+ w! h! F6 a
Memory Frequency [XXXXX]
( y) a& ]% @! [6 lDRAM Timing Selectable [XXXXX]
) k0 j( F( u$ W( r z! e
; m% E- h! m3 w" JCAS Latency Time [XXXXX]# J' y' q2 V8 e# O9 U
tRCD [XXXXX]3 Y7 j8 `. I' w+ K f# e
tRP [XXXXX]
' {$ e. @0 l+ b5 a* H' |tRAS [XXXXX]
: Q, v1 }. L: b: `! D
6 `" A0 z$ z) c# m+ {4 a*******Advanced Timing Control***********
, j& w; O7 S, ^0 c# ]7 R
! Z) {& T% x* q8 UtRRD [XXXXX]
" q. L4 d% { c. ntWTR [XXXXX]# f1 j& n2 h& p: C( R( r
tWR [XXXXX]) j3 Y7 n# Y& v
tRFC [XXXXX]3 e( r3 p. t3 Q
tRTP [XXXXX]# e" A% g/ @4 i$ j- d5 B
Command Rate (cmd) [XXXXX]
) o+ w3 D, w3 N
, K) a- E( C* n; x1 o' ~- T. I$ O- o: T! Z; Y* p4 q
***********Motherboard Voltage Control*******
8 t; u2 \: W7 O* R5 h7 ~* e
/ m0 j) ~+ e) Q- {2 h9 GLoad-Line Calibration [XXXXX]! `( h" w) z% B& N
CPU Vcore [XXXXX]1 m% a6 [. S* v1 \
CPU Termination [XXXXX]6 }) I1 E& `8 Q. G2 C
CPU PLL [XXXXX]* }* E7 _1 o$ Q
CPU Reference [XXXXX]; i6 E, Z) F5 x$ b1 f" q2 c& h5 \
6 Q! V6 \7 u2 `4 H7 ^MCH Core [XXXXX]. O, d4 V0 q* }
MCH Reference [XXXXX]
# T7 f) ^$ Y$ NMCH/DRAM Refernce [XXXXX]
$ F; b# N" z, v! i& p+ MICH I/O [XXXXX]
$ N0 z* Z+ ^+ Q, d9 M$ sICH Core [XXXXX]) Z5 `, r9 I: }; c& P& ?
& H0 s2 T2 N+ q* J" I; jDRAM Voltage [XXXXX]
( I; m9 D* D/ d3 CDRAM Termination [XXXXX]
`: a3 Z" q6 s t( [, fChannel A Ref [XXXXX]1 M* \+ v5 v! V- m
Channel B Ref [XXXXX]
/ h; L, E& \: D4 V# D- f/ j4 `) V0 H2 p: {' [5 ?) x: \
*****************Advanced BIOS Features*********
1 v6 o& w/ |& S( ^1 |- X
4 O2 J8 J& Z7 M: Q8 K/ |) \/ pCPU Multithreading [XXXXX] v" n: s7 u2 r
Limit CPUID Max to 3 [XXXXX]
8 F/ N% d3 x1 t/ f4 p0 S8 I: gNo-Execute memory Protect [XXXXX]
( G- O# ?) x2 @) z; s ~( I6 bCPU Enhance Halt (CIE) [XXXXX] j0 M0 [2 w8 U+ g9 F
C2/C2E State Support [XXXXX]
4 k4 W# v* z! V, j7 dC4/C4E State Support [XXXXX]1 ~+ }2 O5 m. a
CPU Thermal Monitor [XXXXX]
6 X7 }; L. c1 }" X2 }2 s# [; ?CPU EIST Function [XXXXX]/ G, A [7 Q/ x5 [% |7 s; m8 m
Virtualization Technology [XXXXX] |
|