|
|
想换个Opteron 1652 Q6 F/ b. O! n z1 Z* d3 }: {. |
自己用的板子是微星 K8N Neo4 Platinum白金板
3 p7 S: z$ Q8 O F1 N7 GSOCKET 939 K8 的1 G7 j1 a: B' o3 H5 _7 U: R* y
到底算可以用不?
' m" J9 ^& X* O& }& d& Z' |& {去微星网站上看了下CPU支持列表如下:
( X! L- t# G. a& p' _
$ n4 P S' y; ^& p' D
& l$ Z+ R8 j& \& L! W, K; uCPU FSB 倍頻 測試結果
: r$ S+ ?5 H. w; M, dAthlon 64 (ClawHammer, 130nm, L2 Cache 512KB) * |- M- W- i! v& H
Athlon 64 3500+ (CG version) 200 11 OK 0 x: _ ~1 I0 n- S
Athlon 64 (ClawHammer, 130nm, L2 Cache 1MB)
0 B( ?+ `! [0 ^5 PAthlon 64 4000+ (CG version) 200 12 OK ) S7 @7 Q+ V5 r& a
Athlon 64 (Newcastle, 130nm, L2 Cache 512KB)
6 C$ `/ z2 n& p8 y/ kAthlon 64 3000+ (CG version) 200 9 OK
0 u% C& ]" t# |0 a$ M' xAthlon 64 3200+ (CG version) 200 10 OK : E8 r3 l$ A+ i
Athlon 64 3400+ (CG version, Hypertransport) 200 11 OK
9 D" d+ h/ e2 r& L0 NAthlon 64 3500+ (CG version) 200 11 OK 8 X! W# h( ~# n Z5 |2 E) E# z
Athlon 64 3800+ (CG version) 200 12 OK
* f! g5 \& {% `- @+ M; d+ X7 d8 s dAthlon 64 (Winchester, 90nm, L2 Cache 512KB)
: D9 f. P9 o8 f/ \" xAthlon 64 3000+ (D0 version) 200 9 OK
8 g; c( J$ t+ M1 e! [" vAthlon 64 3200+ (D0 version) 200 10 OK " e2 a/ O" ~, C: Q3 l
Athlon 64 3500+ (D0 version) 200 11 OK
/ f% {6 Z8 {. V' fAthlon 64 (Venice, 90nm, L2 Cache 512KB) ( F, S# m. d# y% H
Athlon 64 3000+ (E3 version) 200 9 OK ; [ T+ o5 Z( p: e# h* ~% I
Athlon 64 3200+ (E3 version) 200 10 OK ) n1 j1 }; o. }0 c; J3 u+ G
Athlon 64 3500+ (E3 version) 200 11 OK
) ^: H& B* D; ~3 ~+ ] xAthlon 64 3800+ (E3 version) 200 12 OK J9 N/ P1 }/ H) V' Y, D0 Z6 T
Athlon 64 (Venice, 90nm, L2 Cache 512KB) * P" L& S T( Y' g) H8 L
Athlon 64 3000+ (E6 version) 200 9 OK
6 B$ {1 ]/ L1 J) N) z/ A6 M' fAthlon 64 3200+ (E6 version) 200 10 OK
4 d, y1 I2 \9 R) O9 e) U0 o8 tAthlon 64 3400+ (E6 version) 200 11 OK # s7 c! a7 w2 ^
Athlon 64 3500+ (E6 version) 200 11 OK
% a2 ^6 `+ k% z2 P5 Y" EAthlon 64 3800+ (E6 version) 200 12 OK
# ^: a3 H$ b/ Y$ g1 W) @& ?Athlon 64 (San Diego, 90nm, L2 Cache 1MB)
3 L2 J3 f# M& BAthlon 64 3700+ (E4 version) 200 11 OK
8 b$ Z" I s, k5 T* g: n' ]Athlon 64 4000+ (E4 version) 200 12 OK 6 U0 _( P* U4 L+ e' [7 z
Athlon 64 FX (ClawHammer, 130nm, L2 Cache 1MB)
( q) h6 y, L* X/ ?( Q- vAthlon 64 FX53 (CG version) 200 12 OK
% L* J4 o. y6 q- U r4 j s* C; NAthlon 64 FX55 (CG version) 200 13 OK ; h# _; p$ @ u+ W# z. M( i/ t
Athlon 64 FX (San Diego, 90nm, L2 Cache 1MB)
& f; U, L3 `# K5 C3 PAthlon 64 FX-55 (E4 version) 200 13 OK 3 Z* C' c* I" T6 M
Athlon 64 FX-57 (E4 version) 200 14 OK
! b" w7 R$ T$ Y& B# `Athlon 64 X2 Dual-Core (Manchester, 90nm, L2 Cache 2 x 512KB) 3 G2 \ P: h5 x' @
Athlon 64 X2 Dual-Core 3800+ (E4 version) 200 10 OK 5 c+ _! n4 a6 @
Athlon 64 X2 Dual-Core 4200+ (E4 version) 200 11 OK
! l+ t+ [9 d# }1 pAthlon 64 X2 Dual-Core 4600+ (E4 version) 200 12 OK
- L; B. r& x: q% Q5 BAthlon 64 X2 Dual-Core (Manchester, 90nm, L2 Cache 2 x 512KB)
/ T$ U0 \- d/ `) H- _/ wAthlon 64 X2 Dual-Core 3800+ (E6 version) 200 10 OK ! L" G; `( \7 u2 q/ Y, Q
Athlon 64 X2 Dual-Core 4200+ (E6 version) 200 11 OK " ~" y+ |% D5 k! \ B4 Z
Athlon 64 X2 Dual-Core 4600+ (E6 version) 200 12 OK " e" `; M8 w; c
Athlon 64 X2 Dual-Core (Toledo, 90nm, L2 Cache 2 x 1MB)
0 Y/ L( d( ~0 ~2 J" z8 sAthlon 64 X2 Dual-Core 4400+ (E6 version) 200 11 OK 8 E# v- J$ Z9 r% H5 C0 z w( N
Athlon 64 X2 Dual-Core 4800+ (E6 version) 200 12 OK |
|