|
|
ASUS P5E-VM HDMI
& J \) ?, e9 ?. T; g4 ^6 X![]()
0 X8 [& f4 t( d; Z5 n+ m4 Pthe new G35 will be released soon!
( y7 n' l4 a& rIt might be the P5K-VM killer which is at the moment the best matx board in my opinion!
. w1 A1 N" _5 ~& j- K: T" k' XFuturing the igp intel GMA X3500 dx10 ready# Q4 N( S x6 A: j7 Y1 T9 W, i; u
! B; c2 e9 f: p( y ! C% D" Y& [5 k) E, i7 V; X( W
![]()
( D4 U- Z2 M; E6 r" R . Y2 w4 |) u0 a0 B& `; {! t
Full solid caps7 x, S# U7 n( W$ V( v u% f0 N- u! w
Black PCB apparently# J @6 C! U: I
ICH9R: so full raid abilities like the G33M-DS2R
. T0 y4 e" v( y5 E) _HDMI out with DVI adapter
. }+ m) e$ T3 y4 wSPDIF out like the P5K-VM# p a I# Z3 ]: R
IEE1394 with VIA
5 u! O$ h7 L& {Atheros L1 PCI-E Gb LAN
3 s( ]. n! D; `. F( `, C; Nsupport nex gen 45nm cpu
0 q' y& E2 W; C4 ^2 ?: l
. |. ~8 z5 ~) s4 w3 |! [6 U, Elook at the bios options!!! unbelievable!7 _; ^' l1 S" J* D6 l: S* S
vDRAM
$ Z6 G+ R$ e$ K7 IvChipset (NB)* L+ I a S( R/ j
vFSB8 D" s# Q) m8 s9 W" R
vChipset (CPU PLL)
; ^; Z4 J8 x( K9 n$ K! Q, A. r' \3 h1 c
Memory tuning from 533mhz to 1333mhz!7 L- p) l B+ [( u* D1 z% z
$ r( P3 T {2 X$ ^; l- Z3 R* X4 Z, [9 J8 {/ }3 g5 j
CPU Voltage Auto]
/ a: k. I# G& n7 o7 J[Auto] [1.7000V] & r- ]& ]2 w# H R
[1.6875V] [1.6750V] [1.6625V] [1.6500V] [1.6375V] [1.6250V] [1.6125V] [1.6000V]
4 g8 _' Q. F7 p/ M" q6 C- u. @[1.5875V] [1.5750V] [1.5625V] [1.5500V] [1.5375V] [1.5250V] [1.5125V] [1.5000V] + Y$ w- N& A' {# W% z/ m
[1.4875V] [1.4750V] [1.4625V] [1.4500V] [1.4375V] [1.4250V] [1.4125V] [1.4000V]
, `$ [5 t# H$ b3 [4 N[1.3875V] [1.3750V] [1.3625V] [1.3500V] [1.3375V] [1.3250V] [1.3125V] [1.3000V] + Y% c/ b; A. K" a# \/ @! e* M3 D
[1.2875V] [1.2750V] [1.2625V] [1.2500V] [1.2375V] [1.2250V] [1.2125V] [1.2000V]
" p1 V: N1 Z$ Z/ m$ {- r0 h[1.1875V] [1.1750V] [1.1625V] [1.1500V] [1.1375V] [1.1250V] [1.1125V] [1.1000V]$ A8 J' E3 u& H& C
& k: l; U- i1 P7 CCPU Voltage Reference [Auto]
8 b& n" Q9 M6 Z0 [' e, U, z/ G hConfiguration options: [Auto] [0.63x] [0.61x] [0.59x] [0.57x]8 Z5 E* n8 x) l+ ?7 {
0 l0 S/ \4 J$ j$ O/ g$ o$ @4 qCPU Voltage Damper [Auto] no more vdroop?? , V0 j4 e8 e1 w: K- U
Allows you to enable or disable the CPU voltage damper.5 g( I: a4 x. H! \( o
! J4 {7 T% R) d
Configuration options: [Auto] [Disabled] [Enabled]
- A$ R' T, w& N0 B, c: f, R. \8 z$ i" O% }) D9 a
PLL Voltage [Auto]7 ` \0 Y& d' a3 W% V
Configuration options: [Auto] [1.50V] [1.52V] [1.54V] [1.56V] ~ [1.76V] [1.78V]
8 g/ T$ m: a/ N
5 {' L8 n* d9 M' H; ~) Z# HDRAM Voltage [Auto]/ J+ {# b: S; a# R6 n y
Allows you to select the DRAM reference voltage.8 s" ^( n) ^5 o; P
# I9 ^6 q' Z' a8 k1 N
Configuration options: [Auto] [1.80V] [1.82V] [1.84V] ~ [2.40V] [2.42V] [2.44V] 5 \ C! u8 y e1 a
0 O$ K R1 ?0 b- j! }' p0 N* c+ d% K1 t
FSB Termination Voltage [Auto]
) ?" H. Y* W9 L% JAllows you to select the front side bus termination voltage.' u# ^: v" d# y! K4 _
+ d( d8 v/ ^1 A3 r6 J8 GConfiguration options: [Auto] [1.20V] [1.22V] [1.24V] ~ [1.46V] [1.48V] [1.50V]- \1 ]: Y# J1 W, U7 C$ j: D( v2 ?5 w
Setting a high FSB termination voltage may damage the chipset and CPU.) U4 q! B+ f7 v4 `0 k1 F" e* V
8 F+ w0 n% c% s, x: U/ E1 N5 GNorth Bridge Voltage [Auto]" f% V9 {7 B( t; A- `4 ~4 D
Configuration options: [Auto] [1.25V] [1.27V] [1.29V] ~ [1.67V] [1.69V] [1.71V]' w, F+ L+ _; n( @9 _
North Bridge Voltage Reference [Auto]: ^0 D9 \* _" m) ]% J
Configuration options: [Auto] [0.67x] [0.61x]' D4 m, ?% B! j+ l+ C
7 x0 T0 O: u, \7 M x5 W
South Bridge Voltage [Auto]
; u# H" z3 @. e/ @5 pConfiguration options: [Auto] [1.05V] [1.20V]
5 X; w C* B# N/ |( c L( f+ y4 c" w9 t8 O. F, e
6 W1 z8 o9 Y+ ]! ySome of the following items appear when you set
, c0 M2 `1 h1 _8 |6 [AI Overclocking6 h. C0 x5 G2 \: L, o& h5 W
to [Manual] * U4 R% ]& Z( s# s0 D1 N
and [N.O.S.]
' g3 r) b( c7 f& Z+ u, zCPU Ratio Control [Auto]! u8 ?5 F' }% G
Configuration options: [Auto] [Manual]% x: w, t; @4 K! H. r
The following item appears when the CPU Ratio Control item is set to [Manual].
* J. ^/ Q0 m6 m8 G$ @+ B2 b- E+ ]5 oRatio CMOS Setting [9]
# J& M( Z+ n! k, ?Use the <+> and <-> keys to select the CMOS ratio values.! Y, @& [2 ~" M+ z' B' ^
6 N" [( v/ c! i* MFSB Strap to North Bridge [Auto]
/ }; }- }1 t) D4 c" cFSB Strap will be adjusted automatically by FSB Frequency and DRAM Frequency.
* [5 [& u) n+ a, D' I% `4 }2 ?/ D! b- x" H8 t2 E
Configuration options: [Auto] [200MHz] [266MHz] [333MHz].6 s" I+ }- W7 ]7 d0 @! e. Z
' {( w1 v8 f. d. Z/ K) q
PCIE Frequency [Auto]' l, T" t6 V8 u- U G0 `0 k
Allows you to set the PCI Express frequency. 0 t" D+ Q2 }4 ~# I/ Y1 O
9 S0 U% T2 i6 `0 m3 U
Configuration options: [Auto] [100] [101] ~ [149] [150]
, e2 Y$ ]+ x- ]2 s }( R+ R
5 ]+ T9 ]2 t& `& G, x& zDRAM Frequency [Auto]) a; I7 f( }: C# ~
Allows you to set the DDR2 operating frequency.; f% h) @, h: R% E% d# i1 f
Configuration options: [Auto] [DDR2-667MHz] [DDR2-800MHz] [DDR2-834MHz] , T% ?4 R$ G6 v
[DDR2-888MHz] [DDR2-1000MHz] [DDR2-1112MHz] [DDR2-1333MHz] ![]() ! f9 ?2 `. ?! O+ u1 m: O
8 [4 ^/ M6 z! o0 A( V" CDRAM Timing Control [Auto]* x- R! s, ]: l
Allows you to set the DRAM timing control. Configuration options: [Auto] [Manual]
! @8 f1 W) k+ W0 r: G
8 F5 m/ E9 s: S wFSB/CPU External Frequency Synchronization
+ N; @8 T2 ~7 [& q) y9 O/ uFSB Frequency [333]
/ d5 p S- I( p3 j6 A6 fDisplays the frequency sent by the clock generator to the system bus and PCI bus.
{' i2 H. N7 L" ^The value of this item is auto-detected by the BIOS. Use the <+> and <-> keys to 0 B9 A0 O4 ~ k: Y4 B7 k7 \5 [+ Y$ o
adjust the FSB frequency. 0 r+ P. G( y! L9 o6 @
The values range from 200 to 800. |
|