|
|
ASUS P5E-VM HDMI
8 l8 I& _, `# T+ o# Z3 s. T2 C: |![]()
s, i. Z! c7 Z4 m0 y" J$ Y; P. fthe new G35 will be released soon!
. F3 L6 f' G3 f% f- B* v) DIt might be the P5K-VM killer which is at the moment the best matx board in my opinion!
$ L7 r1 o3 {4 s# P" x" O, KFuturing the igp intel GMA X3500 dx10 ready
9 Z% g3 W0 g9 v0 ?' w- B$ N) O( u- f" h5 A8 N% H2 ]5 S" l: H$ z
![]()
5 u! N6 a9 i3 f, z % h$ T$ m& P6 i% n% w" Z ?7 S% o
4 W( k* c6 Q5 d8 f4 \
Full solid caps
" H, m% \1 x& @7 Y) w0 g+ a) j v5 ABlack PCB apparently8 i. _& K* z3 k% }! H: }, O' d1 j+ m
ICH9R: so full raid abilities like the G33M-DS2R4 r; V% Z: P0 z. \2 a5 q
HDMI out with DVI adapter
" Z r8 Q, l) n/ W* F/ kSPDIF out like the P5K-VM
7 _ y0 Y) t K) \- CIEE1394 with VIA
+ `6 S8 ^3 W, L+ e3 mAtheros L1 PCI-E Gb LAN t+ h' ?$ E: o" a; G
support nex gen 45nm cpu4 ?( Y3 z L: j6 P! a
$ D* y) U( j, \
look at the bios options!!! unbelievable!5 c/ x7 y7 `$ t
vDRAM6 k2 t3 ?( C" f/ Q& ?6 k( k; X
vChipset (NB)
5 G3 r2 z6 ^" {5 M U: SvFSB9 i* B+ P, `. E# b4 s
vChipset (CPU PLL)
. _( x3 |1 d3 |7 D" P5 \$ L
: r/ Z1 D4 x0 mMemory tuning from 533mhz to 1333mhz!
+ e( A- X9 C1 }. T Q( `% _& |" }7 O2 _. g. E+ G* ]0 ]5 l8 r: a
, R8 u; ]0 I+ d6 F
CPU Voltage Auto]
. b L. N6 |5 ?( |( _0 I) f[Auto] [1.7000V]
9 g# {! Y0 d! n4 A6 q+ h[1.6875V] [1.6750V] [1.6625V] [1.6500V] [1.6375V] [1.6250V] [1.6125V] [1.6000V] Z$ @2 _0 h6 h) h/ d
[1.5875V] [1.5750V] [1.5625V] [1.5500V] [1.5375V] [1.5250V] [1.5125V] [1.5000V]
3 r v0 z3 a- ^4 l( ~( ~" L[1.4875V] [1.4750V] [1.4625V] [1.4500V] [1.4375V] [1.4250V] [1.4125V] [1.4000V]
4 R7 \! Z. e8 l, i[1.3875V] [1.3750V] [1.3625V] [1.3500V] [1.3375V] [1.3250V] [1.3125V] [1.3000V]
0 F: C2 G; Q! w5 c0 `4 w[1.2875V] [1.2750V] [1.2625V] [1.2500V] [1.2375V] [1.2250V] [1.2125V] [1.2000V]
, C# K3 ?9 | Q. l V) s) y% w[1.1875V] [1.1750V] [1.1625V] [1.1500V] [1.1375V] [1.1250V] [1.1125V] [1.1000V]
. k* p3 F4 n. s; N9 S% _8 k' a, M1 _8 a% `
CPU Voltage Reference [Auto]1 A/ v+ W% o9 Q- N% c( b6 d( ?
Configuration options: [Auto] [0.63x] [0.61x] [0.59x] [0.57x]
( ^5 y m/ r5 [( j( H9 F* x
: C& J' W3 X _9 U0 |, iCPU Voltage Damper [Auto] no more vdroop?? ![]()
& h0 r6 ~- V+ dAllows you to enable or disable the CPU voltage damper.% m j# K& e6 T1 i4 f
* w( ^: R; X/ `) r1 T( i& KConfiguration options: [Auto] [Disabled] [Enabled]
2 Z3 L* K5 I; N j5 e* P" ~
7 w, M9 Y9 O; D, [PLL Voltage [Auto]
8 `/ c' c8 K! c3 |% E* V* ^2 FConfiguration options: [Auto] [1.50V] [1.52V] [1.54V] [1.56V] ~ [1.76V] [1.78V] & g9 {. |5 b$ A4 k. H# u6 c" l& k
+ b/ T+ |1 y; I% y8 w2 hDRAM Voltage [Auto]
1 q9 J# w n' {" V! B& S3 b5 @Allows you to select the DRAM reference voltage./ Z# E1 C( @& v P% {+ j
0 @( O) [# G6 w, O5 ^Configuration options: [Auto] [1.80V] [1.82V] [1.84V] ~ [2.40V] [2.42V] [2.44V] / ~/ X+ e/ {* g
# m! Y% J! m1 }9 o, D7 a/ Q, H
/ I3 d6 a4 o9 u4 A* PFSB Termination Voltage [Auto]4 }3 M$ m* B/ l/ u' o
Allows you to select the front side bus termination voltage.$ i) o* a6 f: H7 k0 o& B) y4 d& C
" [2 G& ?3 _3 h5 J2 w+ [- r' r
Configuration options: [Auto] [1.20V] [1.22V] [1.24V] ~ [1.46V] [1.48V] [1.50V]& D+ u, }0 C% E* H
Setting a high FSB termination voltage may damage the chipset and CPU.
0 @$ l& p! V H6 v o6 W# W" s- ] }
North Bridge Voltage [Auto]( B! B. w$ f7 m3 ^
Configuration options: [Auto] [1.25V] [1.27V] [1.29V] ~ [1.67V] [1.69V] [1.71V]
" m! V& P( j( Y2 `# vNorth Bridge Voltage Reference [Auto]; b) q* Y# Y$ f% h/ T
Configuration options: [Auto] [0.67x] [0.61x]* Q& `5 ^) a) ?. `; G1 u
: r6 F* M( O* b* L$ x2 V
South Bridge Voltage [Auto] " \; c; z* {2 J+ X/ h
Configuration options: [Auto] [1.05V] [1.20V] . R* Q1 _2 |0 o
' S% m, k S& l8 C
+ q0 R8 w0 p+ b" f! ?. P, f& f; lSome of the following items appear when you set 2 w( J2 x$ y2 r4 L
AI Overclocking5 L" `' B( R/ K# [2 A: Y
to [Manual]
! _2 C3 K) o* K& V- h$ B1 Gand [N.O.S.]
! f+ w. B8 Z: H5 z% aCPU Ratio Control [Auto]
8 q% @ _! `. ]Configuration options: [Auto] [Manual]
k2 T9 v, M5 a+ m6 ] MThe following item appears when the CPU Ratio Control item is set to [Manual].
) ]3 U# {9 ^8 K. T7 M2 jRatio CMOS Setting [9]% n1 ]: e0 J/ k
Use the <+> and <-> keys to select the CMOS ratio values.
- o1 Y) |( }0 ]/ A$ }
* ]3 u2 [) ]; e% Y+ NFSB Strap to North Bridge [Auto]
. v6 E4 O$ u- L$ [" p- V* p; D2 K sFSB Strap will be adjusted automatically by FSB Frequency and DRAM Frequency., I, O+ Q8 h# L5 m5 X: _/ k4 {( b
% `0 j, |5 ]0 T
Configuration options: [Auto] [200MHz] [266MHz] [333MHz].2 q5 ^6 V: P! i" T
/ x; [- p* P0 ~1 z$ @4 q& ]* N9 z* s
PCIE Frequency [Auto]
" [1 g5 ~2 I& s- Z7 EAllows you to set the PCI Express frequency.
1 A0 P3 a _" p0 x4 q; K- |, m" ^* J3 k) n4 Q
Configuration options: [Auto] [100] [101] ~ [149] [150]
t/ S' d2 ? B2 O C4 { T! g( D
DRAM Frequency [Auto]; S7 P7 q4 a' v/ {# \
Allows you to set the DDR2 operating frequency.
1 e2 W. L9 \. b C! o! ]) ]% nConfiguration options: [Auto] [DDR2-667MHz] [DDR2-800MHz] [DDR2-834MHz] * |0 r+ _8 r6 a0 A: ]. d8 E# D" F
[DDR2-888MHz] [DDR2-1000MHz] [DDR2-1112MHz] [DDR2-1333MHz] ![]() ![]()
" T0 R2 U- T! Q4 F
) X6 E% s6 q! K5 ~. @DRAM Timing Control [Auto]
$ w, j1 y1 A( u7 C4 I5 Z# h! O# M- IAllows you to set the DRAM timing control. Configuration options: [Auto] [Manual]3 Z; C8 Y% V- t# c: W0 U9 h9 `- e
% {+ s" J5 M. n% X2 d9 J, _3 J
FSB/CPU External Frequency Synchronization- p/ {2 B7 F J |
FSB Frequency [333]
; E5 D C' e; T0 @; QDisplays the frequency sent by the clock generator to the system bus and PCI bus.
0 z G4 D3 H& u" k0 ~( hThe value of this item is auto-detected by the BIOS. Use the <+> and <-> keys to 8 g/ C1 a! F: [- x! d9 K: k* T
adjust the FSB frequency.
, x# f* h8 \+ i2 _- z7 F2 pThe values range from 200 to 800. |
|