|
|
ASUS P5E-VM HDMI7 X9 T. P# d+ F9 I+ ^: _
![]()
3 G6 R2 @* M) ?: P, t9 |4 kthe new G35 will be released soon!
7 O! D) E, G/ k: M/ Y0 iIt might be the P5K-VM killer which is at the moment the best matx board in my opinion!4 g( N$ }5 f- Y! z3 j& D) _
Futuring the igp intel GMA X3500 dx10 ready H6 ~; ~$ z1 D' @- w% v5 e
7 F# j' I5 _3 l$ G) f+ R+ O1 W
![]()
( n- k! m" A8 p7 G) [( m0 [ , ~" a8 F, ?6 @4 @- e7 i
# w9 f; {$ |4 Q) {$ W* p" I
Full solid caps
, O: b7 b" t9 q7 B5 mBlack PCB apparently
w4 n3 D2 @, w* I$ WICH9R: so full raid abilities like the G33M-DS2R
% n0 g2 {# Q2 z( i: D7 B% W, c2 Q6 PHDMI out with DVI adapter' k# t- {; x- R1 t
SPDIF out like the P5K-VM
3 ~% [5 y4 P( o: d+ z WIEE1394 with VIA& ?+ V; c7 C) F) D. b" T
Atheros L1 PCI-E Gb LAN8 L0 F3 S. d( k! D {
support nex gen 45nm cpu
3 V" ?% }3 ~, d) v* Y; g2 t- H+ W& z& a( X7 ~ c/ Q. z) t x5 {* _
look at the bios options!!! unbelievable!
9 C+ B6 H* X3 v& d" NvDRAM/ M* B/ X4 g4 H) D
vChipset (NB)
( M% u5 P7 O9 W1 ?) e4 F& kvFSB
, S9 O& |4 U( I( p& \- n% \vChipset (CPU PLL)
& y' H/ M( M0 x8 R3 m/ R# ^2 T% M" S1 p) ?6 T( I
Memory tuning from 533mhz to 1333mhz!% q6 j- U* R; W, Q0 W2 B: Z
8 {7 q6 D# |# `1 B
5 ~. C2 u( H' c, nCPU Voltage Auto]- A: |2 R" b6 ?/ ^8 ^% m* S' y
[Auto] [1.7000V] + A! s$ R% p, O/ K. {1 z' _; k
[1.6875V] [1.6750V] [1.6625V] [1.6500V] [1.6375V] [1.6250V] [1.6125V] [1.6000V]
) Z4 D$ \0 _# v, o! Z/ g[1.5875V] [1.5750V] [1.5625V] [1.5500V] [1.5375V] [1.5250V] [1.5125V] [1.5000V] + a" X$ u5 D' H* \
[1.4875V] [1.4750V] [1.4625V] [1.4500V] [1.4375V] [1.4250V] [1.4125V] [1.4000V]
- P0 ^# L2 c. b6 g0 @[1.3875V] [1.3750V] [1.3625V] [1.3500V] [1.3375V] [1.3250V] [1.3125V] [1.3000V]
/ K s, V* [8 E' M* }/ A8 z[1.2875V] [1.2750V] [1.2625V] [1.2500V] [1.2375V] [1.2250V] [1.2125V] [1.2000V] 2 d- a* X7 \" g3 v1 q- M
[1.1875V] [1.1750V] [1.1625V] [1.1500V] [1.1375V] [1.1250V] [1.1125V] [1.1000V]
7 m: y3 u2 \% _, ^
5 A5 O/ t1 h* h% E7 g" FCPU Voltage Reference [Auto]1 @' d8 H4 u/ A2 ?! e+ s8 G
Configuration options: [Auto] [0.63x] [0.61x] [0.59x] [0.57x]4 j$ x+ a; T6 E+ o0 r/ K I* I" ^' K
9 k7 s: E0 s4 n7 `# pCPU Voltage Damper [Auto] no more vdroop?? , J6 T0 Y- g0 H2 \. W. A
Allows you to enable or disable the CPU voltage damper.3 ?# v7 l2 n/ B! V
' j9 O3 z5 F( f
Configuration options: [Auto] [Disabled] [Enabled]
" B! `6 p& s$ |# ?9 Y
# e( ?" n6 e3 F% k8 d* [) W. A& k. kPLL Voltage [Auto]
* Y) M2 X) M% Z4 \4 ]3 UConfiguration options: [Auto] [1.50V] [1.52V] [1.54V] [1.56V] ~ [1.76V] [1.78V]
# Y% t1 F* k0 {% X4 g3 I
+ i1 o$ }7 s5 [5 D, MDRAM Voltage [Auto]
2 q" V$ t' O0 G6 I) ~ q$ KAllows you to select the DRAM reference voltage.; U1 _# y- ]- i2 r
6 w3 A2 g( N4 A$ |8 ^, X
Configuration options: [Auto] [1.80V] [1.82V] [1.84V] ~ [2.40V] [2.42V] [2.44V] * S2 B0 Y; H/ p) W; i8 z
. o+ x! y4 ~7 g0 @1 Z/ U! x1 e
1 \0 ~/ @- P, [7 j4 mFSB Termination Voltage [Auto]
* x. H* ]! ~# kAllows you to select the front side bus termination voltage.
% O7 X( x# V7 w8 k
, C. D7 D. _" ~3 C- f4 cConfiguration options: [Auto] [1.20V] [1.22V] [1.24V] ~ [1.46V] [1.48V] [1.50V]
9 @0 \. W( N& S: fSetting a high FSB termination voltage may damage the chipset and CPU.9 M" U" d7 w4 G# D9 Y
9 _9 w& b; C, V9 O. S3 YNorth Bridge Voltage [Auto]9 t- P9 e1 X: T& N! G
Configuration options: [Auto] [1.25V] [1.27V] [1.29V] ~ [1.67V] [1.69V] [1.71V]( d- o( Q) O0 T! d& x+ N3 Y
North Bridge Voltage Reference [Auto]
; H8 H. u' T x0 T( ^: i8 EConfiguration options: [Auto] [0.67x] [0.61x]& ~7 y; `) t: K4 _' u8 e0 y( A
) g+ Q9 X) ?% h3 MSouth Bridge Voltage [Auto]
% @% D9 J3 J9 F! n2 ^# dConfiguration options: [Auto] [1.05V] [1.20V] , ^: Y7 N) x$ P
- s* k: u' b& e! c1 D& l
6 }* r3 e3 ?4 D, }3 ^0 s6 wSome of the following items appear when you set
) v! L- n4 L2 B. T; QAI Overclocking
, c" f( S, @' C3 \( nto [Manual]
" a& l/ w! X& k1 t4 n3 z( Band [N.O.S.]
: G4 \8 t! t7 h; P$ KCPU Ratio Control [Auto]1 g! N+ j( B! M: X
Configuration options: [Auto] [Manual]' Y0 X# y9 _) n, a
The following item appears when the CPU Ratio Control item is set to [Manual].
4 t1 D U% ~, g1 KRatio CMOS Setting [9]8 S, y% c" }( |' T& [% y) s; w
Use the <+> and <-> keys to select the CMOS ratio values.
. k1 ^1 N ^* n, i; ^) i# n2 ]: B+ }0 L' s
FSB Strap to North Bridge [Auto]
) K$ x2 M4 l; n7 k5 l& g$ L; [FSB Strap will be adjusted automatically by FSB Frequency and DRAM Frequency.9 ^$ w4 a2 h0 `. s! |( Z
1 @# A* U0 Y- Q" y, r+ X- A& c4 L6 s- xConfiguration options: [Auto] [200MHz] [266MHz] [333MHz].5 i+ K9 D/ `( _! X6 \5 \& I
) N1 c9 d3 ?- s; w4 HPCIE Frequency [Auto]
( ~3 U' g: b3 Y mAllows you to set the PCI Express frequency. % }- e- `( Z7 A9 q
0 y4 U o; n- u/ W. R+ o x
Configuration options: [Auto] [100] [101] ~ [149] [150]
, o; r( s7 n& f8 c% Q: x/ k) u7 Z$ G
DRAM Frequency [Auto]
8 H4 ] X' L% p0 O3 f# s) J5 cAllows you to set the DDR2 operating frequency.6 b E9 K( f$ ^# R7 S" [$ H! z+ i
Configuration options: [Auto] [DDR2-667MHz] [DDR2-800MHz] [DDR2-834MHz] % X5 P% [" ~1 ?9 X
[DDR2-888MHz] [DDR2-1000MHz] [DDR2-1112MHz] [DDR2-1333MHz] ![]() ![]()
$ s# v, t2 a8 l; K3 @1 q+ e- o
" E! `% n4 ^( E- @0 {, [% E! l, ^DRAM Timing Control [Auto]7 R9 }. K3 Y' Z% `$ \
Allows you to set the DRAM timing control. Configuration options: [Auto] [Manual]) D3 J; Q- _! ~/ @ N& \
2 h3 m Y" H$ ~3 _( P6 q: y9 H
FSB/CPU External Frequency Synchronization
( o2 ~3 _/ u$ X% a1 G$ ]FSB Frequency [333]. V. ` B( F. B
Displays the frequency sent by the clock generator to the system bus and PCI bus.
# h0 q" I1 o* L8 T8 |The value of this item is auto-detected by the BIOS. Use the <+> and <-> keys to - f, a+ ?% V' G) [
adjust the FSB frequency. Q1 [; J1 A8 m
The values range from 200 to 800. |
|