|
ASUS P5E-VM HDMI
5 p# Q3 ?' A. u$ e5 j, c![]()
' ^( ~0 i5 z& L: t% V& i8 h/ ?the new G35 will be released soon!
- q! y7 `' h" t+ m* Q; F. ^9 C+ xIt might be the P5K-VM killer which is at the moment the best matx board in my opinion!" }, Q6 B- I3 I+ T, E2 K
Futuring the igp intel GMA X3500 dx10 ready/ w' N, ]3 [) C: m2 E/ Q* M
( B9 Q. _, a8 a- K5 y* A. R7 }![]()
* @9 }8 B9 _% \0 ?9 \, g4 _. @![]()
+ |4 |2 b2 f8 u2 G3 W" {" J" o![]()
. X1 o8 H4 ~: c6 ~$ T1 oFull solid caps
0 }9 Y V/ q: G- b7 F' u' M. s, a* jBlack PCB apparently
, B, q# p. [. Y! T. }! |ICH9R: so full raid abilities like the G33M-DS2R1 F3 p0 o+ b+ ]+ A4 @
HDMI out with DVI adapter1 M. r* C# g3 B' N9 k
SPDIF out like the P5K-VM: x( o* h$ G: ?1 \, R
IEE1394 with VIA
! T2 T$ `: o3 LAtheros L1 PCI-E Gb LAN) e* U' A) ^9 `2 F* n8 C* g
support nex gen 45nm cpu
& \# q, Q& f- e' e0 U1 e9 C+ e+ ~/ b9 j4 }% e6 g0 B
look at the bios options!!! unbelievable!5 l0 ~. N( G+ E/ S9 j R: N
vDRAM6 K5 @; [& f O2 K3 d. [
vChipset (NB)/ d- _+ e H& q j6 C
vFSB9 J) y- \: Z, }' k$ e* n
vChipset (CPU PLL)
6 I6 V0 Y8 u% A9 j7 O' s
* y, [8 o0 Y0 N+ ?2 V1 y, ^Memory tuning from 533mhz to 1333mhz!
) A1 Q X- g& R2 c) b5 J9 Z3 l
+ a$ t9 |6 g, [$ Y0 V/ ^4 L
, m" h' C. U) j9 Q( X0 R5 HCPU Voltage Auto]& w. `% e; t' v w# y, r5 f5 ~# o9 U
[Auto] [1.7000V] ' v( _ B- H* f( ?
[1.6875V] [1.6750V] [1.6625V] [1.6500V] [1.6375V] [1.6250V] [1.6125V] [1.6000V] 4 z) U, f8 ?0 }; i
[1.5875V] [1.5750V] [1.5625V] [1.5500V] [1.5375V] [1.5250V] [1.5125V] [1.5000V]
T8 Y( b) `. r[1.4875V] [1.4750V] [1.4625V] [1.4500V] [1.4375V] [1.4250V] [1.4125V] [1.4000V]
, a- M' C9 M+ f* k6 c[1.3875V] [1.3750V] [1.3625V] [1.3500V] [1.3375V] [1.3250V] [1.3125V] [1.3000V] / S! Z u0 b2 ?! A- p6 u1 G5 Y
[1.2875V] [1.2750V] [1.2625V] [1.2500V] [1.2375V] [1.2250V] [1.2125V] [1.2000V]
0 Q4 q2 X+ O/ M0 s2 ^( @5 g[1.1875V] [1.1750V] [1.1625V] [1.1500V] [1.1375V] [1.1250V] [1.1125V] [1.1000V], |% \7 j/ @) ?8 a8 O
$ c: S/ P; r6 i9 O7 N2 T9 j( QCPU Voltage Reference [Auto]
3 m2 d0 f0 P4 aConfiguration options: [Auto] [0.63x] [0.61x] [0.59x] [0.57x]
$ L$ y9 w# V( F3 d, R* z) V- H! s5 p( K# o) d8 i
CPU Voltage Damper [Auto] no more vdroop?? ) O- @, i) N! N& d5 m
Allows you to enable or disable the CPU voltage damper.
5 [, T9 k% q9 \- S5 ^0 k2 d0 `2 t
+ ^3 O9 O8 j. J3 _" `1 Z# ^4 yConfiguration options: [Auto] [Disabled] [Enabled]8 r! H( Q! V; v* C1 w/ P0 W5 P
$ ]8 H. T7 r. ? b! u9 X0 q$ k
PLL Voltage [Auto]
& a/ {: s2 S: {9 n- G$ X9 O h nConfiguration options: [Auto] [1.50V] [1.52V] [1.54V] [1.56V] ~ [1.76V] [1.78V] ! O. w. w+ Q5 [6 J6 Q
) L+ W* R+ c0 f T7 k( |3 S- f0 a
DRAM Voltage [Auto]
$ j' ~! b5 ~4 y: V2 W5 R S/ P6 oAllows you to select the DRAM reference voltage.
0 y: g: g* y* B8 X; ]' V* T% s# y. Z- j; X4 E! V" A
Configuration options: [Auto] [1.80V] [1.82V] [1.84V] ~ [2.40V] [2.42V] [2.44V] ![]()
0 v) R8 C% G& l4 {3 t! j* U S" ]/ l
7 [% D+ y0 H" }: ~FSB Termination Voltage [Auto]
& s; R. M8 U* H4 M( qAllows you to select the front side bus termination voltage.
; W3 p" x0 A. a
6 w3 z' y2 h/ ? L( v9 lConfiguration options: [Auto] [1.20V] [1.22V] [1.24V] ~ [1.46V] [1.48V] [1.50V]
3 {! W: w6 A" R4 H, qSetting a high FSB termination voltage may damage the chipset and CPU.
& {% L& K1 _# {; s ?
, T- y8 G. t2 ?! u4 iNorth Bridge Voltage [Auto]2 |( g1 n$ U; o! i
Configuration options: [Auto] [1.25V] [1.27V] [1.29V] ~ [1.67V] [1.69V] [1.71V]
$ p& W4 g! {* @! CNorth Bridge Voltage Reference [Auto]4 L; g' q/ I, `0 U' k7 X
Configuration options: [Auto] [0.67x] [0.61x]
! S0 [$ |9 q! w3 c2 k! p% _/ T1 A" w: ^
South Bridge Voltage [Auto]
: | \7 s/ a2 B0 q4 RConfiguration options: [Auto] [1.05V] [1.20V]
" ^% u* `6 O+ i/ a9 p- @' V: Q y4 n1 u1 c6 r6 q4 I3 j3 R$ t
1 i1 A6 l! \# d" ]Some of the following items appear when you set 9 u4 B2 \7 A' [+ L2 o7 U
AI Overclocking" i4 i! X; j( @7 W
to [Manual] - i# c/ U/ i2 J* v" Y, z/ X
and [N.O.S.] 9 p$ J% O' G1 d# b. ?; @7 W: W) B
CPU Ratio Control [Auto]
: J2 T7 ^: ~+ F! m8 } S4 S. EConfiguration options: [Auto] [Manual]5 F; {* h; i+ Q! f G2 L( m. t
The following item appears when the CPU Ratio Control item is set to [Manual]. x7 _6 n% [5 B1 |5 `: k2 k! `) k
Ratio CMOS Setting [9]
N7 x* v2 |" _Use the <+> and <-> keys to select the CMOS ratio values.
7 b5 A. C6 n1 g9 q; [$ t* x) I ~% ]' {$ Y7 `7 b
FSB Strap to North Bridge [Auto]
# k' r: F7 {4 m, K0 FFSB Strap will be adjusted automatically by FSB Frequency and DRAM Frequency.( `1 `" p& f1 t5 i, z
( O% x5 W: i) x. t
Configuration options: [Auto] [200MHz] [266MHz] [333MHz].
L0 @1 x( f6 f2 O2 u3 s' l
4 U. m0 B& m8 A8 SPCIE Frequency [Auto]5 ]0 u( J: E5 ?/ p
Allows you to set the PCI Express frequency. - W# o; R) Z( y; s- C# @* M/ W
! {7 Q) d. U9 o1 m2 UConfiguration options: [Auto] [100] [101] ~ [149] [150]) c/ P' V& h1 B8 D
5 P# s* Z" K# y- G7 @8 d
DRAM Frequency [Auto]! g! y6 k' k3 i) `+ }9 q
Allows you to set the DDR2 operating frequency.
# b5 p1 q; S4 O, W5 ^3 PConfiguration options: [Auto] [DDR2-667MHz] [DDR2-800MHz] [DDR2-834MHz] 1 h4 b% ?2 I4 L! G; p3 N) U
[DDR2-888MHz] [DDR2-1000MHz] [DDR2-1112MHz] [DDR2-1333MHz] ![]() \2 v: g- r8 {0 n+ ?6 J8 _
. d3 q' x) u' X8 ]9 h! Q5 T$ d. rDRAM Timing Control [Auto]
/ m; Z) O& B" A K3 w5 oAllows you to set the DRAM timing control. Configuration options: [Auto] [Manual]
* j. L* C& n, i/ n+ ]
9 {& w8 @3 H' K* G) G" g, c" c; tFSB/CPU External Frequency Synchronization( h1 S) F1 k) P( S% e+ t
FSB Frequency [333] D( \, d) {! N) X# u9 A
Displays the frequency sent by the clock generator to the system bus and PCI bus. 5 X8 S: t. M m7 o0 j) y: L
The value of this item is auto-detected by the BIOS. Use the <+> and <-> keys to
1 J4 Y/ l+ J- V, l. ~adjust the FSB frequency. : s& b3 k1 M% h7 c8 h3 V* ]0 j
The values range from 200 to 800. |
|